

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2023 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), I-SEMESTER

Result Declaration Date : 02-02-2024

Notification No. : 1652

VLS5401 : Digital Design With HDL (VERILOG)

Sr.No	Roll No.	Name of Student	VLS5401 4.00	SGPA	тс	CGPA	Failed Courses
1	23/VLS/22	ANKIT TIWARI	NA				

VLS5401 : Digital Design With HDL (VERILOG) VLS5307 : Organic and Flexible Electronics VLS5201 : Seminar VLS503 : DIGITAL CMOS IC DESIGN VLS501 : ANALOG IC DESIGN

Γ	Sr.No	Roll No.	Name of Student	VLS5401	VLS5307	VLS5201	VLS503	VLS501	SGPA	тс	CGPA	Failed Courses	
	51.140	non no.	Name of Student	4.00	3.00	2.00	4.00	4.00	JULA	10		Talled Courses	
	2	23/VLS/25	YASHODA PARMAR	A+	A+	0	0	A	9.12	17	9.118		

VLS5401 : Digital Design With HDL (VERILOG) VLS5307 : Organic and Flexible Electronics VLS6305 : Machine Learning VLS6207 : Selected topics in VLS1 VLS5201 : Seminar VLS503 : DIGITAL CMOS IC DESIGN VLS501 : ANALOG IC DESIGN

Sr.No	Roll No.	Name of Student	VLS5401	VLS5307	VLS6305	VLS6207	VLS5201	VLS503	VLS501	SGPA IC CGPA	то		Failed
51.110		Name of Student	4.00	3.00	3.00	2.00	2.00	4.00	4.00		Courses		
3	23/VLS/01	BRIJ NANDAN SINGH	0	A+	B+	A+	A+	A+	0	9.42	22	9.421	
4	23/VLS/03	SHASHI RANJAN UPADHYAY	A+	A	Α	A+	A	A+	B+	8.32	22	8.316	
5	23/VLS/04	PRAKHAR SAINI	Α	В	B+	A	A+	A+	B+	7.79	22	7.789	
6	23/VLS/05	MOHAMMAD TALHA	Α	A	В	A	A	B+	В	7.37	22	7.368	
7	23/VLS/06	PRAJVI UDAR	A+	A	С	0	0	A	A	8.63	22	8.632	
8	23/VLS/07	MAYANK CHAUHAN	A+	B+	В	B+	A+	A	B+	7.84	22	7.842	
9	23/VLS/08	AMARTYA ROY	B+	B+	B+	С	A+	А	A	7.42	22	7.421	

thukas.

OIC (Results)

L fuq

Controller of Examination

Note: Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result in the prescribed proforma.



THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2023 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), I-SEMESTER

10	23/VLS/09	DEEPTI	Α	B+	В	Α	A+	B+	B+	7.53	22	7.526
11	23/VLS/10	AASTHA SINGH	A	А	A+	0	A+	A+	A	8.53	22	8.526
12	23/VLS/11	GAJJAR JAY UMESH BHAI	A	B+	С	B+	0	A+	A+	8.37	22	8.368
13	23/VLS/12	PREETI	B+	B+	A+	A	A+	A	В	7.32	22	7.316
14	23/VLS/13	ASMAR HAFEEZ	B+	В	Р	A	A	A	B+	7.26	22	7.263
15	23/VLS/14	TUSHANT VERMA	A+	В	B+	A	A+	B+	B+	7.58	22	7.579
16	23/VLS/15	AKHILESH VISHWAKARMA	A	A	B+	A+	A+	B+	B+	7.79	22	7.789
17	23/VLS/16	RAMLAKHAN	A	A	B+	A+	A+	A	A	8.21	22	8.211
18	23/VLS/17	DEVESH SAINI	A	B+	B+	B+	A	B+	B+	7.32	22	7.316
19	23/VLS/18	KUNCHA AKHILESH KUMAR	B+	В	B+	С	A+	В	В	6.42	22	6.421
20	23/VLS/19	SOUMYAJIT DAS	A+	B+	B+	В	0	A	B+	7.84	22	7.842
21	23/VLS/20	UJJWAL BHARTI	Α	B+	B+	B+	A+	A	В	7.42	22	7.421
22	23/VLS/21	TVISHA PUSHKAR	0	0	В	A+	A+	A+	0	9.58	22	9.579
23	23/VLS/23	MANISH SINGH	B+	B+	B+	С	A+	A	B+	7.21	22	7.211
24	23/VLS/24	ADITYA RAYER	A+	В	В	B+	A+	A	В	7.47	22	7.474

VLS6207 : Selected topics in VLSI

	Sr No		Name of Student	VLS6207	SCDV	тс	CCDA	Eailed Courses
	51.110		Name of Student	2.00	JULA		COFA	Falleu Courses
Ī	25	2K22/VLS/10	RAVINDER KAUR	Α	8	0	8	

TC - Total Secured Credits DT - Detained AB - Absent RL - Result Later RW - Result Withdrawn

thukas .

OIC (Results)

Controller of Examination

Note: Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result in the prescribed proforma.