



Delhi Technological University

(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2024 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), I-SEMESTER

Result Declaration Date : 01-04-2025

Notification No: 1804

UEC501 : Audit Course VLS501 : ANALOG IC DESIGN VLS505 : Digital IC Design VLS507 : Semiconductor Devices and Modelling VLS509 : Digital Design with HDL VLS523 : Linux, Programming and Scripting VLS525 : Self-Study

Sr.No	Roll No.	Name of Student	UEC501 0.00	VLS501 4.00	VLS505 4.00	VLS507 4.00	VLS509 4.00	VLS523 2.00	VLS525 2.00	SGPA	TC	CGPA	Failed Courses
1	24/VLS/15	VISHWA DEEPAK SINGH	A	F	F	F	F	F	F	0	0	...	VLS501 VLS505 VLS507 VLS509 VLS525 VLS523

UEC501 : Audit Course VLS501 : ANALOG IC DESIGN VLS505 : Digital IC Design VLS507 : Semiconductor Devices and Modelling VLS509 : Digital Design with HDL VLS523 : Linux, Programming and Scripting VLS525 : Self-Study VLS601a : Embedded System Design

Sr.No	Roll No.	Name of Student	UEC501 0.00	VLS501 4.00	VLS505 4.00	VLS507 4.00	VLS509 4.00	VLS523 2.00	VLS525 2.00	VLS601a 4.00	SGPA	TC	CGPA	Failed Courses
2	24/VLS/02	ANKITA NEGI	A+	A	A	B+	A+	B+	A+	B	7.67	24	7.667	
3	24/VLS/04	PRASHANT KUMAR	A	A+	A	B	A	A	A+	B+	7.75	24	7.75	
4	24/VLS/05	MANTHAN	A	B	A	B	A+	B	A+	B+	7.25	24	7.25	
5	24/VLS/06	SANTOSH KUMAR	O	A	A+	A	A+	B+	A+	A	8.33	24	8.333	
6	24/VLS/07	ARUSHI SAXENA	A+	C	A	A	A+	A+	A+	A	7.83	24	7.833	
7	24/VLS/08	ISHAN PRASHAR	A	C	B+	B	A	B	A+	C	6.42	24	6.417	
8	24/VLS/09	NIKITA PURI	A	B	A	B	A+	A	A+	B	7.25	24	7.25	
9	24/VLS/10	SHISHIR BHARGAV	A	B	A	B+	A	A	A+	B+	7.42	24	7.417	
10	24/VLS/11	ROHIT	A	A	A	B+	A+	A	A+	B+	7.92	24	7.917	
11	24/VLS/12	ARUN KUMAR	A	A	A	B+	B+	A	O	B	7.5	24	7.5	
12	24/VLS/13	ANGURU CHANDANA	O	A+	A+	A	A	B	A+	A	8.25	24	8.25	

Radhika

OIC (Results)

R. Pandey

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2024 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), I-SEMESTER

Result Declaration Date : 01-04-2025

Notification No: 1804

13	24/VLS/14	RADHNA	O	B+	A	A	A	B	A+	B+	7.58	24	7.583	
14	24/VLS/16	KANCHAN TANWAR	A	C	A	B	A	B+	O	B	6.92	24	6.917	
15	24/VLS/17	SAGAR ROY	A	B	A	B+	B+	B	A+	B	6.92	24	6.917	
16	24/VLS/18	NIKITA ANAND	A	B	A	B+	A	B	A+	B	7.08	24	7.083	
17	24/VLS/19	MITHUN	A+	B+	A	A	A+	B	A+	A	7.92	24	7.917	
18	24/VLS/20	MUSKAN SINGH	A+	B	B+	B+	A+	A	A+	A+	7.75	24	7.75	
19	24/VLS/21	AYUSH	A	C	B+	C	A	B+	A+	B+	6.67	24	6.667	
20	24/VLS/22	KEERTI SINGH	A	C	B+	C	B+	B	A+	B+	6.42	24	6.417	
21	24/VLS/23	SUBODH LAKRA	A	P	P	F	B	A+	A+	B	4.83	20	4.833	VLS507
22	24/VLS/24	KARTIKE	A	B	A	C	A	B+	A+	B+	7	24	7	
23	24/VLS/25	SAHIL SRIVASTAVA	A	C	A	B	A	A+	O	A	7.42	24	7.417	
24	24/VLS/26	SHITIJ BHAT	A	P	B	P	B	B+	A+	C	5.5	24	5.5	
25	24/VLS/27	ABSAR ALAM	A	P	B	C	B+	B	A	C	5.67	24	5.667	

Radhika

OIC (Results)

R. Pandey

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.