



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN MAY 2024 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date : 16-07-2024

Notification No: 1691

VLS502 : EMBEDDED SYSTEM DESIGN VLS504 : LOW POWER VLSI DESIGN VLS5202 : CMOS NANO NEUROMORPHIC CIRCUITS VLS5302 : MINOR PROJECT VLS5406 : CAD FOR VLSI SYSTEMS

| Sr.No | Roll No. | Name of Student | VLS502 | VLS504 | VLS5202 | VLS5302 | VLS5406 | SGPA | TC | Failed Courses |
|-------|-----------|-----------------|--------|--------|---------|---------|---------|------|----|----------------|
| | | | 4.00 | 4.00 | 2.00 | 3.00 | 4.00 | | | |
| 1 | 23/VLS/25 | YASHODA PARMAR | A | O | A | O | A+ | 9.06 | 17 | |

VLS502 : EMBEDDED SYSTEM DESIGN VLS504 : LOW POWER VLSI DESIGN VLS5202 : CMOS NANO NEUROMORPHIC CIRCUITS VLS5302 : MINOR PROJECT VLS5406 : CAD FOR VLSI SYSTEMS VLS6401 : Mixed Signal Design

| Sr.No | Roll No. | Name of Student | VLS502 | VLS504 | VLS5202 | VLS5302 | VLS5406 | VLS6401 | SGPA | TC | Failed Courses |
|-------|-----------|------------------------|--------|--------|---------|---------|---------|---------|------|----|----------------|
| | | | 4.00 | 4.00 | 2.00 | 3.00 | 4.00 | 4.00 | | | |
| 2 | 23/VLS/01 | BRIJ NANDAN SINGH | A | O | A+ | A+ | A+ | A+ | 9 | 21 | |
| 3 | 23/VLS/03 | SHASHI RANJAN UPADHYAY | A+ | O | A | A+ | A+ | A+ | 9.1 | 21 | |
| 4 | 23/VLS/04 | PRAKHAR SAINI | B+ | B+ | B+ | A+ | O | A | 8.05 | 21 | |
| 5 | 23/VLS/05 | MOHAMMAD TALHA | B | A+ | C | O | A+ | A | 8 | 21 | |
| 6 | 23/VLS/06 | PRAJVI UDAR | B+ | A+ | B | O | A+ | A | 8.29 | 21 | |
| 7 | 23/VLS/07 | MAYANK CHAUHAN | A | A+ | A+ | C | A | A | 7.86 | 21 | |
| 8 | 23/VLS/08 | AMARTYA ROY | B+ | B+ | B | A | A+ | A | 7.62 | 21 | |
| 9 | 23/VLS/09 | DEEPTI | B | A | C | O | A+ | A | 7.81 | 21 | |
| 10 | 23/VLS/10 | AASTHA SINGH | A | B+ | B | A+ | O | A | 8.14 | 21 | |
| 11 | 23/VLS/11 | GAJJAR JAY UMESH BHAI | B | A | C | A+ | A+ | A | 7.67 | 21 | |
| 12 | 23/VLS/12 | PREETI | B+ | A | C | O | O | A | 8.19 | 21 | |
| 13 | 23/VLS/13 | ASMAR HAFEEZ | C | A | C | O | A+ | A | 7.62 | 21 | |

OIC (Results)

Controller of Examination

Note: Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result in the prescribed proforma.



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN MAY 2024 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date : 16-07-2024

Notification No: 1691

| | | | | | | | | | | | |
|----|-----------|-----------------------|----|----|----|----|----|----|------|----|--|
| 14 | 23/VLS/14 | TUSHANT VERMA | B | A | C | A+ | A+ | A | 7.67 | 21 | |
| 15 | 23/VLS/15 | AKHILESH VISHWAKARMA | B | A+ | C | A+ | A | A | 7.67 | 21 | |
| 16 | 23/VLS/16 | RAMLAKHAN | P | B+ | C | A+ | A+ | B+ | 6.9 | 21 | |
| 17 | 23/VLS/17 | DEVESH SAINI | B+ | B+ | C | C | O | A+ | 7.48 | 21 | |
| 18 | 23/VLS/18 | KUNCHA AKHILESH KUMAR | C | A | P | A+ | A+ | A | 7.38 | 21 | |
| 19 | 23/VLS/19 | SOUMYAJIT DAS | A | A+ | B+ | A+ | A | B+ | 8.05 | 21 | |
| 20 | 23/VLS/20 | UJJWAL BHARTI | B | B+ | C | A | A+ | B+ | 7.14 | 21 | |
| 21 | 23/VLS/21 | TVISHA PUSHKAR | A+ | O | A | O | A+ | A+ | 9.24 | 21 | |
| 22 | 23/VLS/23 | MANISH SINGH | C | A | C | A+ | O | A | 7.67 | 21 | |
| 23 | 23/VLS/24 | ADITYA RAYER | B+ | A | C | O | A+ | B+ | 7.81 | 21 | |

OIC (Results)

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result in the prescribed proforma.