



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2023 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), I-SEMESTER

Result Declaration Date : 2-02-2024

Notification No. : 1652

VLS5401 : Digital Design With HDL (VERILOG)

Sr.No	Roll No.	Name of Student	VLS5401	SGPA	TC	CGPA	Failed Courses
			4.00				
1	23/VLS/22	ANKIT TIWARI	F	

VLS501 : ANALOG IC DESIGN VLS503 : DIGITAL CMOS IC DESIGN VLS5201 : Seminar VLS5307 : Organic and Flexible Electronics VLS5401 : Digital Design With HDL (VERILOG)

Sr.No	Roll No.	Name of Student	VLS501	VLS503	VLS5201	VLS5307	VLS5401	SGPA	TC	CGPA	Failed Courses
			4.00	4.00	2.00	3.00	4.00				
2	23/VLS/25	YASHODA PARMAR	A	O	O	A+	A+	9.12	17	9.118	

VLS501 : ANALOG IC DESIGN VLS503 : DIGITAL CMOS IC DESIGN VLS5201 : Seminar VLS5307 : Organic and Flexible Electronics VLS5401 : Digital Design With HDL (VERILOG) VLS6207 : Selected topics in VLSI VLS6305 : Machine Learning

Sr.No	Roll No.	Name of Student	VLS501	VLS503	VLS5201	VLS5307	VLS5401	VLS6207	VLS6305	SGPA	TC	CGPA	Failed Courses
			4.00	4.00	2.00	3.00	4.00	2.00	3.00				
3	23/VLS/01	BRIJ NANDAN SINGH	O	A+	A+	A+	O	A+	B+	9.09	22	9.091	
4	23/VLS/03	SHASHI RANJAN UPADHYAY	B+	A+	A	A	A+	A+	A	8.27	22	8.273	
5	23/VLS/04	PRAKHAR SAINI	B+	A+	A+	B	A	A	B+	7.68	22	7.682	
6	23/VLS/05	MOHAMMAD TALHA	B	B+	A	A	A	A	B	7.18	22	7.182	
7	23/VLS/06	PRAJVI UDAR	A	A	O	A	A+	O	C	8.14	22	8.136	
8	23/VLS/07	MAYANK CHAUHAN	B+	A	A+	B+	A+	B+	B	7.59	22	7.591	
9	23/VLS/08	AMARTYA ROY	A	A	A+	B+	B+	C	B+	7.36	22	7.364	
10	23/VLS/09	DEEPTI	B+	B+	A+	B+	A	A	B	7.32	22	7.318	

Paadhuks...

OIC (Results)

[Signature]

Controller of Examination

Note: Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result in the prescribed proforma.



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2023 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), I-SEMESTER

11	23/VLS/10	AASTHA SINGH	A	A+	A+	A	A	O	A+	8.59	22	8.591
12	23/VLS/11	GAJJAR JAY UMESH BHAI	A+	A+	O	B+	A	B+	C	7.91	22	7.909
13	23/VLS/12	PREETI	B	A	A+	B+	B+	A	A+	7.55	22	7.545
14	23/VLS/13	ASMAR HAFEEZ	B+	A	A	B	B+	A	P	6.82	22	6.818
15	23/VLS/14	TUSHANT VERMA	B+	B+	A+	B	A+	A	B+	7.5	22	7.5
16	23/VLS/15	AKHILESH VISHWAKARMA	B+	B+	A+	A	A	A+	B+	7.68	22	7.682
17	23/VLS/16	RAMLAKHAN	A	A	A+	A	A	A+	B+	8.05	22	8.045
18	23/VLS/17	DEVESH SAINI	B+	B+	A	B+	A	B+	B+	7.27	22	7.273
19	23/VLS/18	KUNCHA AKHILESH KUMAR	B	B	A+	B	B+	C	B+	6.5	22	6.5
20	23/VLS/19	SOUMYAJIT DAS	B+	A	O	B+	A+	B	B+	7.73	22	7.727
21	23/VLS/20	UJJWAL BHARTI	B	A	A+	B+	A	B+	B+	7.36	22	7.364
22	23/VLS/21	TVISHA PUSHKAR	O	A+	A+	O	O	A+	B	9.09	22	9.091
23	23/VLS/23	MANISH SINGH	B+	A	A+	B+	B+	C	B+	7.18	22	7.182
24	23/VLS/24	ADITYA RAYER	B	A	A+	B	A+	B+	B	7.27	22	7.273

VLS6207 : Selected topics in VLSI

Sr.No	Roll No.	Name of Student	VLS6207	SGPA	TC	CGPA	Failed Courses
			2.00				
25	2K22/VLS/10	RAVINDER KAUR	A	8	0	8	

TC - Total Secured Credits DT - Detained AB - Absent RL - Result Later RW - Result Withdrawn

Rachhika

OIC (Results)

6/1/24

Controller of Examination

Note: Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result in the prescribed proforma.