



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN MAY 2025 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date : 29-07-2025

Notification No: 1867

UCC502n : Research Methodology VLS502n : Low Power VLSI Design VLS504n : Mixed Signal Design VLS5323n : Advanced Computer Architecture VLS534n : Departmental Elective 3 VLS546n : Analog and Digital Design Skills

Sr.No	Roll No.	Name of Student	UCC502n	VLS502n	VLS504n	VLS5323n	VLS534n	VLS546n	SGPA	TC	Failed Courses
			4.00	4.00	4.00	4.00	4.00	4.00			
1	24/VLS/02	ANKITA NEGI	A	A	A	A+	B+	A+	8.17	24	
2	24/VLS/04	PRASHANT KUMAR	A	A+	O	O	B+	A+	8.83	24	
3	24/VLS/05	MANTHAN	A+	A	A+	A+	B+	A+	8.50	24	
4	24/VLS/06	SANTOSH KUMAR	B+	A	A	A+	B+	A+	8.00	24	
5	24/VLS/07	ARUSHI SAXENA	A+	B+	A	A+	A	A+	8.33	24	
6	24/VLS/08	ISHAN PRASHAR	B+	A	A	A+	B+	A+	8.00	24	
7	24/VLS/09	NIKITA PURI	A	B+	A	A+	B+	A+	8.00	24	
8	24/VLS/10	SHISHIR BHARGAV	A	A	A	O	B+	A+	8.33	24	
9	24/VLS/11	ROHIT	A	A	A+	O	A	A+	8.67	24	
10	24/VLS/12	ARUN KUMAR	B+	A	B+	A+	B	A+	7.67	24	
11	24/VLS/13	ANGURU CHANDANA	A+	A+	O	O	A	A+	9.17	24	
12	24/VLS/14	RADHNA	A+	B+	A	A+	A	O	8.50	24	
13	24/VLS/16	KANCHAN TANWAR	A	B+	A	O	B+	A+	8.17	24	
14	24/VLS/17	SAGAR ROY	B+	B	A	A+	B+	A+	7.67	24	
15	24/VLS/18	NIKITA ANAND	A	B	B+	O	A	A+	8.00	24	
16	24/VLS/19	MITHUN	A	B+	A+	O	B+	A+	8.33	24	
17	24/VLS/20	MUSKAN SINGH	A+	A	A	O	A	A+	8.67	24	
18	24/VLS/21	AYUSH	A	B+	B+	A+	B+	O	8.00	24	
19	24/VLS/22	KEERTI SINGH	A	C	B	A+	B+	A+	7.33	24	

OIC (Results)

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN MAY 2025 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date : 29-07-2025

Notification No: 1867

20	24/VLS/23	SUBODH LAKRA	B+	F	F	A	B	A+	5.00	16	VLS502n VLS504n
21	24/VLS/24	KARTIKE	A+	A	B+	A+	B+	O	8.33	24	
22	24/VLS/25	SAHIL SRIVASTAVA	A	B+	B+	A	B+	A+	7.67	24	
23	24/VLS/26	SHITIJ BHAT	B+	F	B	A	B	A+	6.00	20	VLS502n
24	24/VLS/27	ABSAR ALAM	A+	C	B+	O	B+	A+	7.83	24	

OIC (Results)

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.