

(Formerly Delhi College of Engineering)

## THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN JULY 2025 IS DECLARED AS UNDER:-

## Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date: 29-08-2025 **Notification No: 1883** 

VLS502n: Low Power VLSI Design

Sr.No	Roll No.	Name of Student	VLS502n	Failed Courses
			4.00	
1	24/VLS/23	SUBODH LAKRA	С	
2	24/VLS/26	SHITIJ BHAT	С	

OIC (Results)

**Controller of Examination**