

(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN JULY 2025 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), I-SEMESTER

Result Declaration Date: 29-08-2025 **Notification No: 1883**

VLS507 : Semiconductor Devices and Modelling VLS504n : Mixed Signal Design

	Sr.No	Roll No.	Name of Student	VLS507	VLS504n	Failed Courses
				4.00	4.00	
	1	24/VLS/23	SUBODH LAKRA	Р	В	

OIC (Results)

Controller of Examination