



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN JULY 2025 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date : 29-08-2025

Notification No: 1883

VLS502n : Low Power VLSI Design VLS504n : Mixed Signal Design

Sr.No	Roll No.	Name of Student	VLS502n	VLS504n	Failed Courses
			4.00	4.00	
1	24/VLS/23	SUBODH LAKRA	C	B	

VLS502n : Low Power VLSI Design

Sr.No	Roll No.	Name of Student	VLS502n	Failed Courses
			4.00	
2	24/VLS/26	SHITIJ BHAT	C	

OIC (Results)

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.