

## THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2024 IS DECLARED AS UNDER:-

## Master of Technology(VLSI Design & Embedded System), I-SEMESTER

Result Declaration Date: 01-04-2025 Notification No: 1804

UEC501 : Audit Course VLS501 : ANALOG IC DESIGN VLS505 : Digital IC Design VLS507 : Semiconductor Devices and Modelling VLS509 : Digital Design with HDL VLS523 : Linux, Programming and Scripting VLS525 : Self-Study VLS5312 : Organic and flexible electronics

	Sr.No	Roll No.	Name of Student	UEC501	VLS501	VLS505	VLS507	VLS509	VLS523	VLS525	VLS5312	SGPA	TC CGPA	Failed Courses
'				0.00	4.00	4.00	4.00	4.00	2.00	2.00	4.00	JGFA	ICCGPA	railed Courses
	1	24/VLS/15	VISHWA DEEPAK SINGH	A	F	F	F	F	F	F	F	0	0	VLS501 VLS505 VLS507 VLS509 VLS525 VLS523 VLS5312

UEC501 : Audit Course VLS501 : ANALOG IC DESIGN VLS505 : Digital IC Design VLS507 : Semiconductor Devices and Modelling VLS509 : Digital Design with HDL VLS523 : Linux, Programming and Scripting VLS525 : Self-Study VLS5312 : Organic and flexible electronics VLS601a : Embedded System Design

Sr.No	Roll No.	Name of Student	UEC501	VLS501	VLS505	VLS507	VLS509	VLS523	VLS525	VLS5312	VLS601a	CCDA	т.	CGPA	Failed
SI.NO			0.00	4.00	4.00	4.00	4.00	2.00	2.00	4.00	4.00	SGPA	'	CGPA	Courses
2	24/VLS/02	ANKITA NEGI	A+	Α	Α	B+	A+	B+	A+	Α	В	7.71	28	7.714	
3	24/VLS/04	PRASHANT KUMAR	Α	A+	Α	В	Α	Α	A+	B+	B+	7.64	28	7.643	
4	24/VLS/05	MANTHAN	Α	В	Α	В	A+	В	A+	0	B+	7.64	28	7.643	1
5	24/VLS/06	SANTOSH KUMAR	0	Α	A+	Α	A+	B+	A+	A+	Α	8.43	28	8.429	1
6	24/VLS/07	ARUSHI SAXENA	A+	С	Α	Α	A+	A+	A+	A+	Α	8	28	8	1
7	24/VLS/08	ISHAN PRASHAR	Α	С	B+	В	Α	В	A+	B+	С	6.5	28	6.5	ſ
8	24/VLS/09	NIKITA PURI	Α	В	Α	В	A+	Α	A+	A+	В	7.5	28	7.5	ſ
9	24/VLS/10	SHISHIR BHARGAV	Α	В	Α	B+	Α	Α	A+	Α	B+	7.5	28	7.5	
10	24/VLS/11	ROHIT	Α	Α	Α	B+	A+	Α	A+	A+	B+	8.07	28	8.071	
11	24/VLS/12	ARUN KUMAR	Α	Α	Α	B+	B+	Α	0	Α	В	7.57	28	7.571	

Jack 1

OIC (Results)

Controller of Examination



(Formerly Delhi College of Engineering)

## THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2024 IS DECLARED AS UNDER:-

## Master of Technology(VLSI Design & Embedded System), I-SEMESTER

Result Declaration Date: 01-04-2025 **Notification No: 1804** 

12	24/VLS/13	ANGURU CHANDANA	0	A+	A+	Α	Α	В	A+	0	Α	8.5	28	8.5	
13	24/VLS/14	RADHNA	0	B+	Α	Α	Α	В	A+	A+	B+	7.79	28	7.786	
14	24/VLS/16	KANCHAN TANWAR	Α	С	Α	В	Α	B+	0	B+	В	6.93	28	6.929	
15	24/VLS/17	SAGAR ROY	Α	В	Α	B+	B+	В	A+	B+	В	6.93	28	6.929	
16	24/VLS/18	NIKITA ANAND	Α	В	Α	B+	Α	В	A+	B+	В	7.07	28	7.071	
17	24/VLS/19	MITHUN	A+	B+	Α	Α	A+	В	A+	Α	Α	7.93	28	7.929	
18	24/VLS/20	MUSKAN SINGH	A+	В	B+	B+	A+	Α	A+	Α	A+	7.79	28	7.786	
19	24/VLS/21	AYUSH	Α	С	B+	С	Α	B+	A+	В	B+	6.57	28	6.571	
20	24/VLS/22	KEERTI SINGH	Α	С	B+	С	B+	В	A+	B+	B+	6.5	28	6.5	
21	24/VLS/23	SUBODH LAKRA	Α	Р	Р	F	В	A+	A+	С	В	4.86	24	4.857	VLS507
22	24/VLS/24	KARTIKE	Α	В	Α	С	Α	B+	A+	B+	B+	7	28	7	
23	24/VLS/25	SAHIL SRIVASTAVA	Α	С	Α	В	Α	A+	0	Α	Α	7.5	28	7.5	
24	24/VLS/26	SHITIJ BHAT	Α	Р	В	Р	В	B+	A+	В	С	5.57	28	5.571	
25	24/VLS/27	ABSAR ALAM	Α	Р	В	С	B+	В	Α	В	С	5.71	28	5.714	

OIC (Results)

**Controller of Examination**