



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN MAY 2026 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date : 21-Jul-2026

Notification No: 1962

UCC502n : Research Methodology VLS502n : Low Power VLSI Design VLS504n : Mixed Signal Design VLS524n : Advanced Computer Architecture VLS538n : Machine Learning in VLSI Design VLS546n : Analog and Digital Design Skills

Sr.No	Roll No.	Name of Student	UCC502n	VLS502n	VLS504n	VLS524n	VLS538n	VLS546n	SGPA	TC	Failed Courses
			4.00	4.00	4.00	4.00	4.00	4.00			
1	25/VLS/01	SHIKHA	A+	A+	A	O	A	A+	8.83	24	
2	25/VLS/02	PRIYANSHU BHARGAVE	O	A+	A	O	A+	A+	9.17	24	
3	25/VLS/03	ADARSH SINGH	A+	A+	A+	A+	A	A+	8.83	24	
4	25/VLS/04	HARSH BATRA	A+	A	A	A+	C	A	7.83	24	
5	25/VLS/05	ARPIT PANDEY	A	B+	B+	A+	C	A	7.33	24	
6	25/VLS/06	SHIVALIK SHARMA	O	A	A	O	A	A+	8.83	24	
7	25/VLS/07	PRATYANCH JAIN	A	B+	B+	A+	B	A+	7.67	24	
8	25/VLS/08	ASHUTOSH KUMAR	B+	A+	A	A+	B+	A	8.00	24	
9	25/VLS/09	RAGHVENDRA KUMAR	A+	A	A	O	B+	A+	8.50	24	
10	25/VLS/10	ASHUTOSH UPADHYAY	B+	B	B+	A+	C	A	7.00	24	
11	25/VLS/11	PADMASHALI SANJANA	A	A+	A	A+	B	O	8.33	24	
12	25/VLS/12	OM PRAKASH AMMULA	A	A+	B+	A+	B+	A+	8.17	24	
13	25/VLS/13	JUGMADEEP SAIKIA	A+	C	B+	A+	B	A	7.33	24	
14	25/VLS/14	MERUGU VIKRAM GOUD	A	A	B	A+	B	A+	7.67	24	
15	25/VLS/15	ANSH RANA	B+	B+	B	A+	C	B+	6.83	24	
16	25/VLS/16	SACHIN PATEL	A	B+	B	A+	C	A	7.17	24	
17	25/VLS/17	SAHIL	A	A	B+	A+	B+	A+	8.00	24	
18	25/VLS/18	PRAVEEN MISHRA	A+	B+	A	A+	A	A	8.17	24	
19	25/VLS/19	AMRITANSH SWARNKAR	A+	A	A	A+	B+	A+	8.33	24	
20	25/VLS/20	SAURAV SINGHAL	A+	A	B+	A+	B+	O	8.33	24	
21	25/VLS/21	BHARAT	A	B+	B+	A+	B	A	7.50	24	

OIC (Results)

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.



Delhi Technological University
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN MAY 2026 IS DECLARED AS UNDER:-

Master of Technology(VLSI Design & Embedded System), II-SEMESTER

Result Declaration Date : 21-Jul-2026

Notification No: 1962

22	25/VLS/22	TANMAY KUMAR	F	F	B	A	F	A	3.67	12	UCC502n, VLS502n, VLS538n
23	25/VLS/23	MONISH BAWASKAR	A	B+	B+	A+	B	O	7.83	24	
24	25/VLS/24	JAMES PARASAR RABHA	A	A	B+	A+	B	A+	7.83	24	
25	25/VLS/25	VIGNESH SINGH	A	B+	B+	O	C	A+	7.67	24	
26	25/VLS/26	RUSHIL RAZDAN	A	A	B+	A	B	A+	7.67	24	

OIC (Results)

Controller of Examination

Note:Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.