



**Delhi Technological University**  
(Formerly Delhi College of Engineering)

**THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2025 IS DECLARED AS UNDER:-**

**Master of Technology(VLSI Design & Embedded System), I-SEMESTER**

**Result Declaration Date : 04-Feb-2026**

**Notification No: 1927**

UEC507n : Value Education   VLS501n : Analog IC Design   VLS503n : Digital IC Design   VLS505n : Semiconductor Devices and Modelling   VLS507n : Digital Design with HDL   VLS513n : Organic and flexible electronics   VLS541n : Linux, Programming and Scripting   VLS551n : Seminar   VLS601n : Embedded System Design														
Sr.No	Roll No.	Name of Student	UEC507n	VLS501n	VLS503n	VLS505n	VLS507n	VLS513n	VLS541n	VLS551n	VLS601n	SGPA	TC	Failed Courses
			0.00	4.00	4.00	4.00	4.00	4.00	2.00	2.00	4.00			
1	25/VLS/01	SHIKHA	A	A	A+	A	O	A	A+	A+	A+	8.71	28	
2	25/VLS/02	PRIYANSHU BHARGAVE	A+	O	A+	A	A+	A	O	A	A+	8.86	28	
3	25/VLS/03	ADARSH SINGH	A+	B+	B	B	A	B+	A	A	B+	7.00	28	
4	25/VLS/04	HARSH BATRA	A	B+	B+	B	A+	A	A	A	B+	7.43	28	
5	25/VLS/05	ARPIT PANDEY	A	B+	B+	B+	A	A	B+	A	B	7.21	28	
6	25/VLS/06	SHIVALIK SHARMA	A+	B+	B+	C	A	B+	A	A	B	6.86	28	
7	25/VLS/07	PRATYANCH JAIN	A	B+	B+	B	A+	B+	A+	A+	B	7.29	28	
8	25/VLS/08	ASHUTOSH KUMAR	A	O	A	B+	A	A	A	A+	A+	8.36	28	
9	25/VLS/09	RAGHVENDRA KUMAR	A	O	A	B+	O	A+	A	A+	A	8.64	28	
10	25/VLS/10	ASHUTOSH UPADHYAY	A	A	B	B+	B+	B	B+	A+	B	6.86	28	
11	25/VLS/11	PADMASHALI SANJANA	A	A	B+	B	A+	B+	A	O	B+	7.57	28	
12	25/VLS/12	OM PRAKASH AMMULA	B+	O	A+	A+	O	A+	O	A+	A+	9.36	28	
13	25/VLS/13	JUGMADEEP SAIKIA	A	B	B	C	A	B	A	A	B+	6.57	28	
14	25/VLS/14	MERUGU VIKRAM GOUD	B	A	B+	B	A+	C	A	A+	A	7.36	28	
15	25/VLS/15	ANSH RANA	B	F	B	F	B+	B	B+	A+	B	4.71	20	VLS501n VLS505n
16	25/VLS/16	SACHIN PATEL	A	B+	B	B	B+	B	B+	A	B	6.50	28	
17	25/VLS/17	SAHIL	A	B+	A	B+	A+	A+	A	A	B	7.71	28	
18	25/VLS/18	PRAVEEN MISHRA	O	B+	B+	B+	A+	B+	A	A	B	7.29	28	
19	25/VLS/19	AMRITANSH SWARNKAR	O	A+	A	B+	A	A	B+	A	B+	7.79	28	
20	25/VLS/20	SAURAV SINGHAL	O	O	A+	B+	O	A+	A+	A+	A	8.86	28	
21	25/VLS/21	BHARAT	A	B	B	B	A	B+	A	A	B+	6.86	28	

**OIC (Results)**

**Controller of Examination**

**Note:**Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.



**Delhi Technological University**  
(Formerly Delhi College of Engineering)

THE RESULT OF THE CANDIDATE WHO APPEARED IN THE FOLLOWING EXAMINATION HELD IN NOV 2025 IS DECLARED AS UNDER:-

**Master of Technology(VLSI Design & Embedded System), I-SEMESTER**

Result Declaration Date : 04-Feb-2026

Notification No: 1927

22	25/VLS/22	TANMAY KUMAR	A	F	F	F	B	F	B	A	B	2.71	12	VLS501n VLS505n VLS503n VLS513n
23	25/VLS/23	MONISH BAWASKAR	A+	B	B	C	B	B+	A	A	B	6.29	28	
24	25/VLS/24	JAMES PARASAR RABHA	A	F	A	B	O	B+	A+	A+	B+	6.71	24	VLS501n
25	25/VLS/25	VIGNESH SINGH	O	F	B	B+	B+	B+	A	A	B+	6.00	24	VLS501n
26	25/VLS/26	RUSHIL RAZDAN	A	F	F	F	B+	B	A+	A	B	3.93	16	VLS501n VLS505n VLS503n

OIC (Results)

Controller of Examination

**Note:**Any discrepancy in the result in r/o name/roll no/registration/marks/grades/course code/title should be brought to the notice of Controller of Examination/OIC(Results) within 15 days of declaration of result, in the prescribed proforma.